

ASSURE 2014
Naples, Italy

2nd International Workshop on
Assurance Cases for Software-intensive Systems
Collocated with ISSRE 2014 (Nov. 3 - 6, 2014)



A Technique for Demonstrating Safety and Correctness of Program Translators : Strategy and Case Study

Eui-Sub Kim , Junbeom Yoo

Dependable Software Laboratory
KONKUK University, Republic of Korea

Jong-Gyun Choi , Young Jun Lee , Jang-Soo Lee

Man-Machine Interface System Laboratory
Korea Atomic Energy Research Institute, Republic of Korea


- 1. Introduction
- 2. The Demonstration Strategy
 - 1. Safety demonstration
 - 2. Correctness demonstration
- 3. The Development of Supporting Tools
 - 1. FBDtoCadenceSMV
 - 2. Scenario Generator
 - 3. FBD Simulator
 - 4. FBD-Verilog Comparator
- 4. Case Study
 - 1. The Safety Demonstration
 - 2. The Correctness Demonstration
- 5. Conclusion and Future Work

1. INTRODUCTION

1. Introduction

- Strategy and Case Study
 - A specific translator : FBDtoVerilog
 - Case Study : **BP** (Bistable Process) of RPS (Reactor Protection system) in Nuclear Power Plants
 - It produce the 'Shutdown' signal to protect a NPP from unwanted situation.

Scope




An overview of Nuclear Power Plants.

1. Introduction

- Software Development Process based on PLC


상용 SW 합성도구 : pSET - (주)포뉴텍



1. Introduction

- Software Development Process based on PLC

상용 SW 합성도구 : pSET - (주)포뉴텍



PLC



Recently, there are trend to replace the platform from PLC to FPGA




FPGA

1. Introduction

- PLC vs. FPGA

- There have differences in stage of software development process


상용 SW 합성도구 : pSET - (주)포뉴텍



PLC



상용 SW 합성도구 : Synplify Pro (Libero SoC) - Synopsys





FPGA

1. Introduction


- We developed the FBDtoVerilog translator
 - It automatically translates an FBD to a Verilog program

상용 SW 합성도구 : pSET - (주)포뉴텍



1. Introduction

- We developed the FBDtoVerilog translator
 - It automatically translates an FBD to a Verilog program






❗ We must prove that the translator will work out correctly and safely


1. Safety Demonstration Strategy
2. Correctness Demonstration Strategy

2. A DEMONSTRATION STRATEGY

2. A Demonstration Strategy




2. A Demonstration Strategy




- Top goal : The translator 'FBDtoVerilog' should always translate source programs into target programs safely and correctly.

2. A Demonstration Strategy




- Direct demonstration approach
- Indirect demonstration approach

2. A Demonstration Strategy




- Direct demonstration approach
- Indirect demonstration approach

2. A Demonstration Strategy




- Safety
 - Definition : A translator is safe, if safety properties are satisfied with the input and output programs simultaneously.
- Correctness
 - Definition : A translator is correct, if the behavior of a translated program is the same with its source program for all possible input scenarios.


2.1 The Safety Demonstration Strategy



2.1 The Safety Demonstration Strategy




- Model Checking
 - Given a model of a system, exhaustively and automatically check whether this model meets a given specification.
 - We used a model checking tool CadenceSMV




A typical model checking work-flow

2.1 The Safety Demonstration Strategy




2.1 The Safety Demonstration Strategy



- Goal 5
 - Claim the safety properties are appreciate
- Assumption 2
 - Safety properties are reflecting important safety features of the target input/output programs

2.1 The Safety Demonstration Strategy



- Goal 5
 - Claim the safety properties are appreciate
- Assumption 2
 - Safety properties are reflecting important safety features of the target input/output programs
- Assumption 3
 - They well formed with the formalism which the model checking technique requires


Natural requirement

"If PV_OUT (An input sensor value) is more than the TSP (Trip Set-Point) for a predefined time, then the trip signal should be fired (TRIP_LOGIC = 1) immediately."

CTL formula

: $AG((PV_OUT > TSP) \ \& \ (TRIP_CNT \geq (MAXCNT - 1))) \rightarrow AX(TRIP_LOGIC = 1)$


2.1 The Safety Demonstration Strategy



- Goal 5
 - Claim the safety properties are appreciate
- Assumption 2
 - Safety properties are reflecting important safety features of the target input/output programs
- Assumption 3
 - They well formed with the formalism which the model checking technique requires
- Evidence
 - Inspection by experts about each domain system and formalism

2.1 The Safety Demonstration Strategy

- Goal 6, 7
 - An Inputted FBD and a translated Verilog program satisfy the same purposes
- Assumption 4, 5
 - Are there model checker for FBD and Verilog?




2.1 The Safety Demonstration Strategy

- Goal 6, 7
 - An Inputted FBD and a translated Verilog program satisfy the same purposes

- Assumption 4, 5
 - Are there model checker for FBD and Verilog?

- Evidence 2
 - Claim that there are model checkers to check both programs
→ We developed the 'FBDtoCadenceSMV'



2.1 The Safety Demonstration Strategy


- Goal 6, 7
 - An Inputted FBD and a translated Verilog program satisfy the same purposes

- Assumption 4, 5
 - Are there model checker for FBD and Verilog?

- Evidence 2
 - Claim that there are model checkers to check both programs
→ We developed the 'FBDtoCadenceSMV'


- Evidence 3
 - FBD model checking result

- Evidence 4
 - Verilog model checking result




2.1 The Safety Demonstration Strategy


The translator work




2.2 The Correctness Demonstration Strategy




2.2 The Correctness Demonstration Strategy



2.2 The Correctness Demonstration Strategy




2.2 The Correctness Demonstration Strategy



In summary

- In summary, we constructed our purpose and strategy with the GSN.
 - We first set up the top-level goal (G1) and divided it into two parts, **safety (G3)** and **correctness (G4)**, then presented sub-goals, arguments and evidences to accomplish upper goals.






1. FBDtoCadenceSMV
2. Scenario Generator
3. FBD Simulator
4. FBD-Verilog Comparator

3. THE DEVELOPMENT OF SUPPORTING TOOLS

3.1 FBDtoCadenceSMV

- FBD program → input program of Cadence SMV (Model checker)
(Translate)



```
module example (in, clk, reset, out);
input in, clk, reset;
output out;


wire in, clk, reset;
reg mid1, mid2, out;

always @ (posedge clk or negedge reset) begin
    if(reset) begin
        mid1 <= 0;
        mid2 <= 0;
        out <= 0;
    end
    else begin
        mid1 <= in;
        mid2 <= mid1;

        if((in==1 && mid1==1 && mid2==1)) begin
            out <= 1;
        end
        else begin
            out <= 0;
        end
    end
end
endmodule
```


3.2 Scenario Generator

- The *'Scenario Generator'* randomly generates a number of scenarios within predefined constraints on input values.



The screenshot shows the 'Scenario Generator' window with the following configuration:

- Model input: Input File: C:\Users\Sub\Desktop\FBD Simulator\BP.xml
- POU List: FIX_RISING, FIX_FALLING, MANUAL_VSP_FALLING, VPS_RISING, VPS_FALLING, MANUAL_FALLING, vps-rising, BP
- Input Variable List:

Scenario	name	type	Initial Value	Rate
1	PV_OUT	INT	15000	10
2	PV_OUT	INT	16000	20
3	PV_OUT	INT	17000	30

Additional settings: Cycle: 100, Num: 100. Buttons: ADD, Generation.

Console output:

```
Model Input : BP.xml
Selection : FIX_RISING
ADD : 2
ADD : 3
Generation Start
Generation OK
```


Name	begin	end
text1_i_0		
Inputs	begin	end
PV_OUT		
Simulation	begin	end
15000	14998	14997
14990	14986	14977
14963	14954	14953
14946	14955	14962
14967	14963	14959
14928	14934	14927


FBD

```
initial
begin
#(SYSCLK_PERIOD * 10 )
  NSYSRESET = 'b1;
#(SYSCLK_PERIOD * 50 )
  NSYSRESET = 'b0;
#(SYSCLK_PERIOD * 50 ) pulse = 1;  PV_OUT = 15000; #(SYSCLK_PERIOD / 2.0 ) pulse = 0;
#(SYSCLK_PERIOD * 50 ) pulse = 1;  PV_OUT = 14998; #(SYSCLK_PERIOD / 2.0 ) pulse = 0;
#(SYSCLK_PERIOD * 50 ) pulse = 1;  PV_OUT = 14997; #(SYSCLK_PERIOD / 2.0 ) pulse = 0;
#(SYSCLK_PERIOD * 50 ) pulse = 1;  PV_OUT = 15001; #(SYSCLK_PERIOD / 2.0 ) pulse = 0;
#(SYSCLK_PERIOD * 50 ) pulse = 1;  PV_OUT = 14996; #(SYSCLK_PERIOD / 2.0 ) pulse = 0;
#(SYSCLK_PERIOD * 50 ) pulse = 1;  PV_OUT = 15000; #(SYSCLK_PERIOD / 2.0 ) pulse = 0;
#(SYSCLK_PERIOD * 50 ) pulse = 1;  PV_OUT = 15000; #(SYSCLK_PERIOD / 2.0 ) pulse = 0;
#(SYSCLK_PERIOD * 50 ) pulse = 1;  PV_OUT = 14995; #(SYSCLK_PERIOD / 2.0 ) pulse = 0;
end
```

Verilog


3.3 FBD Simulator

- The '*FBD Simulator*' works in two modes.
 - This FBD Simulator executes one scenario and visualizes the results in a form of graphical chart.
 - It support a verification of functionality of FBD.



3.4 FBD-Verilog Comparator

- Automatic comparison between FBD simulation and Verilog simulation results.




1. The Safety Demonstration
2. The Correctness Demonstration

4. CASE STUDY

4. Case Study

- KNIC project RPS (Reactor Protection System) BP (Bistable Process)



FBD program for **PLC**

Correct?



FBDtoVerilog

```
module fix_rising (rst, clk, PV_OUT, TRIP_CNT, TRIP_LOGIC, TSP);
    input clk;
    input rst;

    input [31:0] PV_OUT;
    output [31:0] TRIP_CNT; reg [31:0] TRIP_CNT;
    output TRIP_LOGIC; reg TRIP_LOGIC;
    output [31:0] TSP; reg [31:0] TSP;
    parameter TSP_M = 1;
    parameter False = 0;
    parameter [31:0] MAXCNT = 30;
    reg [31:0] HYS = 30;


    wire GE_INT_2_wire_1_OUT;
    wire AND_BOOL_2_wire_2_OUT;
    wire [31:0] SEL_INT_2_wire_3_OUT;
    wire [31:0] AND_INT_2_wire_4_OUT;
    wire AND_INT_2_wire_4;
    wire GE_INT_2_wire_14_OUT;
    wire SEL_BOOL_2_wire_14_OUT;
    wire [31:0] SEL_INT_2_wire_14_OUT;
    wire [31:0] SUB_INT_2_wire_17;
    wire SUB_INT_2_wire_17;
    wire [31:0] INT_INT_2_wire_27_OUT;

    GE_INT_2 GE_INT_2_1(test, clk, PV_OUT, TSP, GE_INT_2_wire_1_OUT);
    AND_BOOL_2 AND_BOOL_2_1(test, clk, AND_BOOL_2_wire_1_OUT, ~TRIP_LOGIC, AND_BOOL_2_wire_2_OUT);
    SEL_INT_2 SEL_INT_2_1(test, clk, AND_BOOL_2_wire_2_OUT, 0, AND_INT_2_wire_4_OUT, SEL_INT_2_wire_3_OUT);
    ADD_INT_2 ADD_INT_2_1(test, clk, TRIP_CNT, 1, AND_INT_2_wire_4_OUT, ADD_INT_2_wire_4);
    GE_INT_2 GE_INT_2_14(test, clk, TRIP_CNT, MAXCNT, GE_INT_2_wire_14_OUT);
    SEL_BOOL_2 SEL_BOOL_2_14(test, clk, GE_INT_2_wire_14_OUT, TRIP_LOGIC, TSP, SEL_BOOL_2_wire_14_OUT);
    SEL_INT_2 SEL_INT_2_14(test, clk, GE_INT_2_wire_14_OUT, TSP, SUB_INT_2_wire_17_OUT, SEL_INT_2_wire_17);
    SUB_INT_2 SUB_INT_2_17(test, clk, TSP, HYS, SUB_INT_2_wire_17_OUT);
    INT_INT_2 INT_INT_2_27(test, clk, PV_OUT, TSP, COUNT_14_INT_2_14_OUT, INT_INT_2_wire_27_OUT);
    AND_BOOL_2 AND_BOOL_2_28(test, clk, INT_INT_2_wire_27_OUT, 1, SEL_INT_2_wire_17_OUT, AND_BOOL_2_wire_28_OUT);
    SEL_INT_2 SEL_INT_2_28(test, clk, AND_BOOL_2_wire_28_OUT, 1, SEL_INT_2_wire_17_OUT, SEL_INT_2_wire_28_OUT);
    AND_INT_2 AND_INT_2_30(test, clk, TSP, COUNT_14_INT_2_14_OUT, AND_INT_2_wire_30_OUT);
    assign TRIP_CNT = SEL_INT_2_wire_3_OUT;
    assign TRIP_LOGIC = SEL_BOOL_2_wire_14_OUT;
endmodule
```

Verilog program for **FPGA**

4.1 The Safety Demonstration (G3)

- We performed model checking with the Cadence SMV
- We developed 28 safety properties with assistant from domain experts and referable papers.
- Ex)
 - *"If PV_OUT (An input sensor value) is more than the TSP (Trip Set-Point) for a predefined time, then the trip signal should be fired (TRIP_LOGIC = 1) immediately."*
 - : $AG((PV_OUT > TSP) \ \& \ (TRIP_CNT \geq (MAXCNT - 1))) \rightarrow AX(TRIP_LOGIC = 1)$



FBD program for PLC

Correct?

FBDtoVerilog

```

// FBDtoVerilog: FBD to Verilog Converter
// Author: [Name]
// Date: [Date]


// FBD Program for PLC
// ... (Verilog code) ...

module FBDtoVerilog (
    input [8:0] A,
    input [8:0] B,
    output [8:0] Y
);
    // ... (Verilog code) ...
endmodule
    
```

Verilog program for FPGA




Safety Properties



Cadence SMV

True
False
 Counter Example



Cadence SMV

True
False
 Counter Example

File Prop View Goto History Abstraction Help

Browser Properties Results Cone Using Groups

All results

Property	Result	
(AG (((PV_OUT>TSP)&(TRIP_LOGIC=0))&(TRIP_CNT=0)) ->(AX (TRIP_CNT=1))))	true	Mon May 26
(AG (((PV_OUT>TSP)&(TRIP_CNT>=4)) ->(AX (TRIP_LOGIC=1))))	true	Mon May 26
(AG (((PV_OUT>TSP)&(TRIP_CNT>=4))&(TSP=20)) ->(AX (TSP=15))))	true	Mon May 26
(AG (((PV_OUT<TSP)&(TRIP_LOGIC=1)) ->(AX (TRIP_LOGIC=0))))	true	Mon May 26
(AG (((PV_OUT<TSP)&(TRIP_LOGIC=1))&(TSP=15)) ->(AX (TSP=20))))	true	Mon May 26
(AG (((PV_OUT<TSP)&(TRIP_CNT>0))&(TRIP_CNT<5)) ->(AX (TRIP_CNT=0))))	true	Mon May 26
(AG ((PV_OUT<TSP) ->(AX (TRIP_LOGIC=0))))	true	Mon May 26

Source Trace Log

File

```

Model checking results
=====
(AG (((PV_OUT>TSP)&(TRIP_LOGIC=0))&(TRIP_CNT=0)) ->(AX (TRIP_CNT=1)))).....true
(AG (((PV_OUT>TSP)&(TRIP_CNT>=4)) ->(AX (TRIP_LOGIC=1)))).....true
(AG (((PV_OUT>TSP)&(TRIP_CNT>=4))&(TSP=20)) ->(AX (TSP=15)))).....true
(AG (((PV_OUT<TSP)&(TRIP_LOGIC=1)) ->(AX (TRIP_LOGIC=0)))).....true
(AG (((PV_OUT<TSP)&(TRIP_LOGIC=1))&(TSP=15)) ->(AX (TSP=20)))).....true
(AG (((PV_OUT<TSP)&(TRIP_CNT>0))&(TRIP_CNT<5)) ->(AX (TRIP_CNT=0)))).....true
(AG ((PV_OUT<TSP) ->(AX (TRIP_LOGIC=0)))).....true
(AG (((PV_OUT>PTSP)&(PTRIP_LOGIC=0))&(PTRIP_CNT=0)) ->(AX (PTRIP_CNT=.....true
(AG (((PV_OUT>PTSP)&(PTRIP_CNT>=4)) ->(AX (PTRIP_LOGIC=1)))).....true
(AG (((PV_OUT>PTSP)&(PTRIP_CNT>=4))&(PTSP=10)) ->(AX (PTSP=5)))).....true
(AG (((PV_OUT<PTSP)&(PTRIP_LOGIC=1)) ->(AX (PTRIP_LOGIC=0)))).....true
(AG (((PV_OUT<PTSP)&(PTRIP_LOGIC=1))&(PTSP=5)) ->(AX (PTSP=10)))).....true
(AG (((PV_OUT<PTSP)&(PTRIP_CNT>0))&(PTRIP_CNT<5)) ->(AX (PTRIP_CNT=0)))).....true
(AG ((PV_OUT<PTSP) ->(AX (PTRIP_LOGIC=0)))).....true


See file "FIX-RISING.warn" for warnings.

user time.....0.0936006 s
system time.....0.0156001 s

Resources used
=====
    
```


4.2 The Correctness Demonstration (G4)

- We performed co-simulation with co-simulation environment.



Co-Simulation Environment

4.2 The Correctness Demonstration (G4)

Name of Logic	Scenarios	Initial Values	Rate of Change	Cycles
FIX-RISING	10,000	27,000 - 28,000 (Stepwise: 100)	10 - 100 (Stepwise: 10)	100
FIX-FALLING	10,000	12,000 - 13,000 (Stepwise: 100)	10 - 100 (Stepwise: 10)	100

5. CONCLUSION AND FUTURE WORK

5. Conclusion

- This paper proposed an **indirect strategy** for demonstrating the **safety and correctness** of the '*FBDtoVerilog*' translator.
- We used the **safety case technique** and **GSN** to explain the proposed strategy more precisely and systematically.
- We also **developed several CASE tools** to support for deriving evidences.
 - '*FBDtoCadenceSMV*,' '*Scenario Generator*,' '*FBD Simulator*' and '*FBD-Verilog Comparator*'.
- We then **performed a case study** with an FBD program of the **KNICS APR-1400 RPS BP** in order to demonstrate the safety and correctness of the '*FBDtoVerilog*,' indirectly, according to the demonstration strategy proposed.

- We are now trying to increase the confidence and thoroughness of the *'Scenario Generator'* .
- We are also planning to apply to other translators which we developed, such as *'FBDtoC'* and *'NuSCRtoFBD'*
- We expect to extend the proposed techniques into a safety and correctness demonstration framework for general translators and compilers.



Thank you for your attention ...

Contact : atang34@konkuk.ac.kr (Eui-Sub Kim)